![]() |
www.play-hookey.com | Thu, 04-15-2021 |
|
Direct Current
|
Alternating Current
|
Semiconductors
|
Digital
|
Logic Families
|
Digital Experiments
|
Computers
|
| Analog | Analog Experiments | Oscillators | Optics | HTML Test | |
||
| Combinational Logic | Sequential Logic | Alternate Flip-Flop Circuits | Counters | Registers | The 555 Timer | | ||
| RS NAND Latch | RS NOR Latch | Clocked RS Latch | RS Flip-Flop | JK Flip-Flop | D Latch | D Flip-Flop | Flip-Flop Symbols | Converting Flip-Flop Inputs | |
Sequential Logic |
---|
Combinational circuits can perform any desired logical operation to take a set of input signals and turn them into an entirely different set of output signals. However, they have a couple of shortcomings: they cannot remember the previous state of their inputs, and they cannot select when to produce their output signals. They simply react to any changes in their inputs by changing their outputs according to their internal logic.
To fill in these missing capabilities, we need a digital memory circuit, and we need the ability to synchronize digital events. Such a circuit can deal with a sequence of digital events, and is therefore known as sequential logic.
A very simple one-bit memory circuit.
The one-bit memory using NOR gates.
Adding a clocking input to control the timing of the NAND latch.
A memory that can only change state on one clock transition.
Eliminating race conditions.
Sometimes we want a single data input to the memory circuit, rather than separate inputs for Set and Reset.
The edge-triggered version of the D latch.
With all these different kinds of latches and flip-flops, we need schematic symbols that can distinguish among them.
What can you do if you need a D flip-flop, but all you have is RS flip-flops?
![]() |
![]() |
All pages on www.play-hookey.com copyright © 1996, 2000-2015 by
Ken Bigelow Please address queries and suggestions to: webmaster@play-hookey.com |